ABSTRACT This paper presents a two-channel (I+Q) variable gain amplifier (VGA) for low power 60-GHz wireless receiver. The VGA consists of four-stage gain cells, an efficient DC-offset cancelling circuit and an output buffer for test purposes. To achieve wide bandwidth and low power consumption, a modified Cherry-Hooper amplifier gain cell is used. With a tunable transistor and its parasitic capacitance, a dB-linear characteristic and a flat gain response are achieved without any additional exponential circuit. The DC-offset is cancelled effectively with two proposed feedback loops. The measurement results show that the VGA achieves a gain range of 6 to 44 dB, an OP1dB of 1 dBm, and a 3-dB bandwidth of over 1 GHz with an excellent flat gain response. Fabricated in a 65-nm CMOS technology, the two-channel VGA core occupies a silicon area of only 0.055 mm 2 and consumes only 10 mA from a 1.2 V power supply.
I. INTRODUCTION
With the wide bandwidth and license-free characteristics, the 60-GHz wireless communication has been widely considered as a promising solution for future high data-rate communication applications. As shown in Fig. 1 , as an essential front-end building block, the VGA is used to maximize the receiver dynamic range and maintain sufficient signal-to-noise ratio (SNR) for baseband circuits [1] - [6] .
For 60-GHz applications, with the target of wide bandwidth, low power, wide gain-tuning range and low DC-offset, the VGA faces several design challenges. For the IEEE 802.11ad standard, the VGA's 3-dB bandwidth should be larger than 1 GHz. Moreover, to increase the receiver dynamic range and SNR, the VGA gain range should be larger than 35 dB and its output swing larger than 500 mV pp . To avoid output swing reduction, the DC-offset voltage must be cancelled efficiently. In addition, the VGA should have a dB-linear gain control characteristic and flat gain response, so that 60 GHz system requirements on constant settling time and flat in-band group delay can be ensured [7] . In this paper, a two-channel (I+Q) variable gain amplifier (VGA) is presented. To achieve wide bandwidth and low power consumption, a modified Cherry-Hooper amplifier gain cell is employed. The dB-linear characteristic and flat gain response are achieved with a tunable transistor and its parasitic capacitance. The DC-offset is cancelled effectively by two properly connected negative feedback loops. This paper is organized as follows. Section II presents the design details of the VGA circuits. Section III describes the measurement results and performance comparison. The conclusions are drawn in Section IV.
II. VGA TOPLOGY AND DESIGN
As shown in Fig. 2 , the proposed VGA consists of a high pass filter (HPF), four-stage gain cells, an output buffer and a DCoffset cancelling circuit. The resistor R in in front of the HPF provides a good broadband input match, and the amplifier gain can be measured precisely. The HPF is used to eliminate the input DC-offset generated by the receiver frontend. Considering the system bit error rate (BER) requirement, its corner frequency is set to be 2 MHz, which is much lower than one hundredth of the bandwidth. For good linearity performance, the size ratio of four gain cells is 2:1:1:2. The DC-offset from VGA itself is removed by two DC-offset cancelling feedback loops to ensure that the circuit is not saturated. 
A. WIDEBAND VGA GAIN CELL WITH A FLAT GAIN RESPONSE
Assuming the 3-dB bandwidth of each gain cell is BW C , the total bandwidth BW tot of a four-stage VGA can be calculated as follows:
where m equals to 2 and 4 for the first-order and secondorder gain cells, respectively. n is the number of identical gain cell stage. To achieve a BW tot of over 1 GHz with four gain cells (n = 4), the cell bandwidth BW C must exceed 2.3 and 1.5 GHz when m equals to 2 and 4, respectively [8] .
As shown in Fig. 3 (a), to meet above bandwidth requirement, the VGA gain cell is realized using a modified Cherry-Hooper amplifier, which not only reduces the Miller capacitance, but also increases the stage bandwidth and produces a second-order stage response [9] - [11] . To achieve low supply operation, R 1 and R 2 are employed to allow the current of M 1 and M 2 to flow through them rather than R 3 and R 4 . Transistors M 5 -M 8 are added to bypass the current flow through R 1 -R 4 , thus increasing the equivalent impedances at nodes A, B, C and D with the same voltage and current. In this way, the amplifier gain and bandwidth performance are improved. Moreover, with transistors M 5 -M 8 and resistors R 1 -R 4 , the amplifier DC operating points at nodes A and B are well defined, avoiding the complex common-mode feedback circuits. In addition, the voltages of nodes A and B are raised, making it easy to employ an active resistor R f . The gain tuning resistor R f is achieved with a tunable PMOS transistor M f , which is controlled by a tuning voltage V c .
The modified Cherry-Hooper amplifier gain cell can be viewed as the cascade of the transconductance (G m ) stage and transimpedance (TI) stage. From the equivalent small-signal half circuit shown in Fig. 3(b) , the DC gain of the G m and TI stage are defined by
and
where g m1 and g m3 are the transconductance of transistors M 1 and M 3 , respectively. R A and R B are the equivalent resistances at nodes A and B, respectively. The equivalent impedances of nodes A and B can be calculated in (4) and (5), as shown at the bottom of the next page, where C A and C B are the parasitic capacitances at nodes A and B, respectively. Note Eq. (4) and Eq. (5), are valid if
R A >> R f , the poles at nodes A and B will be g m3 /C A and g m3 /C B , respectively. In this design, the 1/g m3 is set be 10 times smaller than R A and R B , and the frequency of these two poles can be higher. In this way, a wide bandwidth can be achieved. These two equations also indicate that the equivalent resistances of nodes A and B are not constant but positive correlation functions of R f , so the bandwidth would be increased with the decrease of the gain. In order to achieve a relatively stable bandwidth in the whole gain variation range, transistors M 5 -M 8 are added to increase the value of R A and R B and minimize the impact of variable resistor R f on the bandwidth.
As the input of a negative feedback amplifier [12] , node A has an inductive impedance z A , which leads to a peak in the gain frequency response of the G m stage. As shown in Fig. 4 , with appropriate design efforts, this peak can be used to compensate the TI stage gain roll off and increase the total bandwidth of the gain cell. In order to achieve a trade-off among gain, bandwidth and linearity, the main circuit equivalent components are optimized. Both g m1 and g m3 equal to 2.6 mS, and R f equals to 3 k . With those values, the gain of G m and TI stage are 3 and 11 dB, respectively. However, the inductive impedance will typically introduce a gain ripple, worsening the time domain performance. In this design, a capacitive-compensated bandwidth enhancement technology is used to suppress the gain ripple [13] . As shown in Fig. 3(b) , with a parallel capacitor C f and R f , the transfer function of the Cherry-Hooper amplifier gain cell A v (s) is given as follows:
where a and b, as shown at the bottom of the next page. Clearly, with the feedback capacitor C f , a positive zero (g m3 R f -1)/(R f C f ) is introduced, which can be used to improve the amplifier gain flatness and stability. Fig. 5 (a) and (b) show the frequency response of the G m and combination of G m and TI stage, with and without C f . Clearly, with an optimized C f , a maximally flat frequency response without peaking is achieved. Fig. 6 shows the simulated pulse response at the amplifier output with and without C f . With the feedback capacitorC f , the ringing in the output is suppressed, and the amplifier stability is ensured. For the implementation, the C f is realized by proper sizing of transistor M f length and width. 
B. DB-LINEAR REALIZATION
From Eq. (2) and Eq. (3), the DC gain of the Cherry-Hooper amplifier gain cell A v0 is given by:
Assuming g m3 R f >> 1, this expression can be simplified as A v0 ≈ g m1 R f A v0 ≈g m1 R f . Therefore, the dB-linear characteristic can be achieved if the tuning resistor R f has an exponential behavior. As mentioned above, the R f is realized with a PMOS transistor M f operating in the linear region (shown in Fig. 3(a) ), and its value is given by: where V c and V s are the voltages of gate and source terminals, respectively. By Taylor expansion, when | x|<<1, exp(x) ≈ 1/(1 − x), and Eq. (8) can be expressed as follows:
On a decibel scale, Eq. (9) can be expressed as:
where
Clearly, K 1 and K 2 are constant in this design, and R f is linear in decibel with respect to gate voltage V c , as shown in Fig. 7 . Same as before, by optimizing the transistor length and width, a dB-linear range of 8.7 dB is achieved with a control voltage V c increasing from 0 to 250 mV. With four gain cells, a total gain tuning range of 34.8 dB can be achieved. As to be shown shortly in Section III, such value fits very well with the measured gain range.
C. DC-OFFSET CANCELLATION
Typically, caused by process variation and asymmetry of circuit design, there are DC-offset voltage and I/Q gain mismatch in the VGA. The DC-offset voltage will saturate the following VGA gain cells if its gain is large, worsening linearity and I/Q mismatch performance. Considering VGA requirements on the bandwidth, the chip area and the power consumption, as shown in Fig. 2 , two DC-offset feedback loops with the same structure and feedback mechanism are introduced in this design. The offset voltage is sensed at the VGA output by a low pass filter (LPF), sent back and compensated at the VGA input. As the dominant DC-offset voltages are from VGA1 and VGA3, the feedback loops are closed at the input of these two stages.
Different from [14] , in this design, the DC feedback loop is connected to the G m stage output instead of the TIA stage output. Simulations and calculations prove that the DC-offset is cancelled more effectively with the same power consumption. The half circuit of DC-offset feedback loop 1 can be simplified as shown in Fig. 8 . Clearly, the G m stage output node A of VGA1 is connected to the feedback loop 1, and the DC-offset output voltage V o,os (A) can be calculated as : (11) where V i,os is the input offset voltage of the first gain cell VGA1, A v2,3,4 is the cascading gain of VGA2, VGA3, VGA4, r A is the equivalent small-signal resistance of node A. If the feedback loop 1 is connected to node B of VGA1, the DC-offset output voltage V o,os (B) can be calculated as
follows:
where A V1 is the gain of VGA1, g m3 is the transconductance of M 3 , r B is the equivalent small-signal resistance of node B. From Eqs. (11) and (12), it can be clearly seen that with the same g m1 and g mf , V o,os (A) is much smaller than V o,os (B) by g m3 × R f times. The same principles apply to DC-offset feedback loop 2 and the output DC-offset voltage from VGA3 can be also minimized effectively. Assuming the input offset voltage of each stage equals to +10 mV, Fig. 9 shows the simulated output DC-offset with different feedback nodes. Clearly, when the feedback circuit is connected to node A, the output DC-offset is much smaller than the case when node B is connected. Fig. 10 shows the chip micrograph of the two channel (I+Q) VGA chip. Fabricated in a 65-nm CMOS process, the VGA core area is only 0.055 mm 2 , and it consumes only 10mA from a 1.2 V power supply. The VGA measurements were performed with Agilent N5247A Network Analyzer and a digital phosphor oscilloscope 70604C. Fig. 11 shows the simulated and measured results of frequency response of VGA. The amplifier bandwidth is larger than 1 GHz and in-band flatness is excellent. As shown in Fig. 12 (a) , in the whole gain tuning range the VGA bandwidth only varies from 1 to 1.65 GHz. Clearly, the above measured results agree very well with the simulated results. In particular, due to underestimated parasitic parameters, the measured bandwidth is little lower than the simulated results. Characterized at 500 MHz, Fig. 12 (b) shows VGA simulated and measured gain tuning performance. With a control voltage V c from 0 to 264 mV, the measured gain can be tuned from 6 to 44 dB, and it has a dB-linear characteristic. In particular, with a control voltage V c from 0 to 264 mV, the simulated gain range is from 5.5 to 43 dB, which is consistent with above calculation results. The amplifier simulated and measured input and output 1 dB compression point (IP1dB and OP1dB) versus gain performance is shown in Fig. 13 . Same as other results, the measured results are in good agreement with the simulated results. With the minimum and maximum gain settings, the VGA OP1dB is −4 and 1 dBm, respectively. This ensures that the output signal amplitude is larger than 500 mV pp . Table 1 summarizes the performances comparison of the VGA with other reported VGA circuits. Here, for fair comparison, single-channel VGA performance is used. The proposed design achieves a 3-dB bandwidth of over 1 GHz and 38 dB gain tuning range with an accurate dB-linear characteristic. Typically, to make a performance comparison further, a widely used VGA figure of merit (FoM) can be used, as shown below:
III. MEASUREMENT RESULTS
Taking into account noise performance, based on low noise amplifier International technology roadmap for semiconductors (ITRS) FoM [21] , a modified FoM1 including gain range can be used, as shown below:
Using 40 nm CMOS process, [16] realized 1.1 GHz bandwidth and OP1dB of 1.4 dBm and its power consumption is about 15 ∼ 21 mW. With 180 nm CMOS process, [18] and [19] realized very large gain range and relatively lower bandwidth. [15] , [17] , [20] and this work are all realized with 65 nm CMOS process. In [20] , a 4 GHz single-channel VGA with gain tuning range of 60 dB is realized, achieving an output P1dB of −11 dBm. Regarding typical 60 GHz applications, [15] and [17] realized a bandwidth of about 1 GHz and gain tuning range of about 30 dB. In this work, due to the modified wi-deband Cheery-Hooper amplifier, capacitive-compensated bandwidth enhancement and power-efficient DC-offset cancellation techniques, this VGA exhibits very good gain, gain tuning range, bandwidth and linearity performance. To be specific, the proposed design achieves a 3-dB bandwidth of over 1 GHz and 38 dB gain tuning range with an accurate dB-linear characteristic. In addition, its OP1dB is from −3 to 1 dBm across the tuning range. Clearly, because of above mentioned proposed techniques, this VGA achieved a good FoM result.
IV. CONCLUSION
This paper presents a wideband VGA for 60 GHz wireless receiver. The VGA achieves excellent dB-linear and in-band flatness performance with a tunable transistor and capacitivecompensated bandwidth enhancement techniques. The proposed technique for DC-offset cancellation is proven to be much more efficient with the same power consumption. The VGA achieves a gain range from 6 to 44 dB with dB-linear characteristic, a 3-dB bandwidth of over 1 GHz, an OP1dB of from −4 to 1 dBm. The VGA core occupies only 0.055 mm 2 silicon area and consumes only 10 mA from a 1.2 V power supply. VOLUME 6, 2018 
